# Amphenol communications solutions

## **PCIe 6 Performance**

Date: 2022.10.02 Rev.09







-PCIe Roadmap

- -Application
- -Product introduction
  - ✓ MCIO
  - ✓ Multi-Trak<sup>™</sup>
  - ✓ Swift
- -Why Amphenol?





### Server CPU Roadmap

## Amphenol

COMMUNICATIONS SOLUTIONS



## PCIe MP Trend– CMIO Gen6 Roadmap

**Amphenol** COMMUNICATIONS SOLUTIONS

2015-2021	2022-2025	2026-2029	2030
Mini SAS HD	Mini Cool Edge IO – PCIe Series (G97 Series, 85ohm)	Mini Cool Edge IO – PCIe Series (GH01 Series, 850hm)	
Mini Cool Edge IO (G42 Series, 920hm)	Swift / DE		New concept connector
		Swift LP	design
PCIe Gen 4 (16G) SAS 4 (24G)	PCIe Gen 5 (32G) Nearstack	PCle Gen 6	PCle Gen 7
	Z link(Gen	, Gen6)	
Slim SAS		Lightyear	
LP Slim SAS	;	Multi-Trak™	
Main focus on PC - MCIO Released SF - Z link as the Gen Z - Develop swift & sy - MultiTrak (SFF-TA - Upgrade MCIO, Sy - New concept for C	Cle Gen5 & Gen6 F-TA1016 spec in PCIe SIG standard (SFF-TA1002) and OCP spec wift LP/DE for near the chip and extra low profile applica <b>1033) for OCP DC-MHS and all in one (HS+SB+PWR)</b> wift, Z Link and Multi-Trak™ to meet PCIe Gen6 Gen7	ation	



## Application Segment



# industry Standard

**MCIO** 









ultra Low Profile

Swift LP





combo

All in one

Multi-Trak™









# Mini Cool Edge IO

## SFF-TA-1016, PCI SIG Gen5/Gen6, OCP DC-MHS

Commercial IO

## Mini Cool Edge IO for PCIe Gen6 (SFF-TA-1016)

Amphenol CS introduces to the market SFF-TA-1016 standard interconnect solution – Mini Cool Edge IO, which is 0.60 mm pitch, slim form factor design yet capable of transmitting high-speed signal up to 64G over the distance overwhelming the conventional routings.

The Mini Cool Edge IO provides not only a SI performance ready signal transmission media but also a new way of system design thinking that will lead your electronic system to a completely *cost effective, highly modularized & scalable,* and extremely *easy repairing* masterpiece.

#### **Features**

- Pitch 0.60 mm, both V/T & R/A form factors
- Up to PAM4 64Gbps, over 1 m transmission distance
- · Dual-use, supporting both cable and card connection with one identical connector

32Gbps

 Optional 85Ω or 100Ω impedance and variety of pin no. options – covering most common uses applications in data centers such as PCIe/NVMe/SAS/SFP(+)/SFP 28/...

Upgrade to PCIe GEN6





Multiple Form Factor Wide Variety Solution Supported

#### **Benefits**

• Providing enhanced **flexibility** in system design to meet highly modularized, highly scalable, and easy repairing requirement simultaneously

• Real **economic** choice for not only save system material cost but also show high succession of system electrical design that saves both engineering and certification expenses

**Data Center Applications Supported:** 









## Application

**Amphenol** COMMUNICATIONS SOLUTIONS

#### **Internal\_** MCIO can support both card and plug mating.



#### Blind Mating (Surelink)



#### Comments:

- 1. Plug and Receptacle need to be customized.
- 2. Using guide posts and chamfers of Receptacle to guide plug into receptacle.



## PCIe Develop Roadmap Trend–MCIO

**Amphenol** COMMUNICATIONS SOLUTIONS

2015-2021	2022-2025	2026-2029	2030
Mini Cool Edge IO (G42 Series, 92ohm) <mark>Gen4</mark>			
	Mini Cool Edge IO – PCIe Series (G97 Series, 85ohm) <mark>Gen5</mark>		
PCIe Gen 4 (16G) SAS 4 (24G)	PCIe Gen 5 (32G)	PCIe Gen 6	PCle Gen 7
	Mini Cool (GH0	Edge IO – PCIe Series 01 Series, 85ohm) Gen6	
		New concept conne	ctor design
Main focus on P - MCIO Gen 5 Re - <b>Upgrade MCIO</b> - <b>New concept f</b>	Cle Gen5 & Gen6 leased SFF-TA1016 spec in PCle SIG standard to meet PCle Gen6 or Gen7		



### Roadmap – MCIO Gen6





• We have been tooled up Gen6 VT 8X and estimate have actual SI test result around in end of Q4.

	Year		20	22		2023			Remark
Mini Cool Edge IO – PCIe Series	Form Factor	Pin	Q3	Q4	Q1	Q2	Q3	Q4	
(GH01 Series, 85ohm)		38				4X			
	V/T	74	8X						
		124			16X				
		148							Tool up per requested
		38					4X		
	D/A	74		8X					
	N/A	124						16X	
		148							Tool up per requested



### Product Details – MCIO PCIe Gen 6 (GH01\* series)

Amp	henol
COMMUNICATI	ONS SOLUTIONS

Spec	Form Factor	Pin	Recommended Channel: with Sideband	Pic	Width (mm)	Mating Height (mm)	Footprint
		38	4x + Sideband	15.00     Right Angle Exit: 11.95~14.95 mm		24.350 @ 0.05 Y I	
<ul> <li>• PAM4 64G, 85Ω</li> <li>• Supports both Card (T 1.57 mm) &amp; Cable</li> </ul>	rd (T 74 8x + Sideband 2		25.80	11.95			
• Pitch 0.60 mm		124	16x + Sideband		42.00		RECOMMENDED PCB LAYOUT (GENERAL TOLERANCES :>/~0.05)
• Operating Temperature: - 25℃ ~ 105℃ • Storage Temperature: -	R/A	38	4x + Sideband	A CONTRACTOR	15.00	Straight Exit: 18.50 mm	2-25.500 2-(Φ [0.1] Υ   X) 24.445[-X- 21.6000 21.600 21.
• Ambient Humidity: 80% R.H. Maximum		74	8x + Sideband		25.80		
		124	16x + Sideband		42.00		RECOMMENDED PCB LAYOUT IGENERAL TOLERANCES :#0.05)



## Benefit \_ Keep the same interface and footprint



Amphenol

- ✓ New design inner structure for PCIe Gen6.
- ✓ Keep same 0.6pitch, interface, outline dimension and footprint dimension.
- ✓ Upgrade SI to Gen 6 with pitch and interface limitation.
- ✓ Add "G6" mark for Gen6 version to identify Gen5 vs Gen6.





## **Product Features**

Multiple cable types to support wide variety of mechanical requirement.



# 

#### **Ex. 38PIN**

Option 1: 4 pair HS channel + side band Option 2: 6 pair HS channel Option 3.....

#### Gen 4,5 version

For 920hm and 850hm MCIO, We have full high-speed to different side band choices – extreme flexible on customization pin define.

#### Flexible on PIN define series(PN):

-MCIO 92ohm(Gen4 version) -MCIO 85ohm(Gen5 version)

#### Gen 6 version

Gen6's GND Pin are connected together for better Crosstalk, so pin define is fixed.





### Benefit\_ Co-developed with the association PCIe Committee Selection & better SI

#### Amphenol COMMUNICATIONS SOLUTIONS

SIG





- ✓ PCIe select MCIO to be Gen6 solution.
- MCIO Gen 6 SI performance from Amphenol is the best among venders.

### Benefit and Advantage Summary

**Amphenol** COMMUNICATIONS SOLUTIONS

	2	021	2022			
Keep same interface	PCle Committee selection	The best SI	Technical Support	Test Board	PCle 6 Spec. rev.0.5	Sample
Keep same -0.6 pitch -outline dim. -footprint dim.	Intel/PCIe committee selected MCIO for Gen6 solution	APH's MCIO Gen 6 SI performance is the best among other candidates.	Discussing the system verification for MCIO	Propose Test board design to committee and discussing	Based on APH's SI to release Gen6 spec rev.0.5	Plan to have Gen6 MCIO sample on Q3
Q1	Q2	Q3	Q4	Q1	Q2	Q3
©2022 Ampheno	OF Communications Solutions				Co	mmercial IO 15

# Benefit\_ Co-developed with the association Test board design



✓ Amphenol is co-working with PCIe committee for test fixture design.



- ✓ In the initial phase, Amphenol proposed test board design to Intel and the Committee.
- ✓ Ever since the spec of Gen 6 was defined, we have been working on a serial of tests with stricter spec
- As Amphenol has a technological breakthrough on crosstalk test, currently the Committee has adopted Amphenol's design as a benchmark.





# Multi-Trak<sup>TM</sup>

# SFF-TA-1033/OCP-MHS



# Multi-Trak<sup>™</sup> Introduction (SFF-TA-1033)

Amphenol CS introduces to the market the next generation interconnect solution – Multi-Trak<sup>™</sup>, which is a combo connector which include two of standard MCIO, 12Pins of SB and 4Pins of Power to support the combine function to reduce the limited space.

0.60 mm pitch for STD MCIO and SB, combination form factor capable of transmitting high-speed signal up to PCIe Gen 5 and target for PCIe Gen6.

Total support **21A** *power* per current design, modularized expansion for SB and Power.





32Ghns	Features	Benefits		
NRZ (Ready)	Pitch 0.60 mm, combo connector	Providing enhanced flexibility in system design to meet highly		
Upgrade to PCIe GEN6	$\cdot$ Up to PAM4 56Gbps, over 1 m transmission distance	modularized, highly scalable, and easy repairing requirement simultaneously		
64Gbps PAM4(developing)	<ul> <li>Dual-use, supporting both cable and card edge connection with one identical connector</li> </ul>	<ul> <li>Real economic choice for not only save system material cost but also show high succession of system electrical design that saves both engineering and certification expenses</li> </ul>		
	<ul> <li>Target to standard form factor, covering most common uses applications in data centers such as PCIe/NVMe/OCP NIC etc.</li> </ul>			

18

## Amphenol

COMMUNICATIONS SOLUTIONS

#### **Amphenol Design Concept** COMMUNICATIONS SOLUTIONS **Application 2: Application 1: Application 3:** Combo cable One AIC plug in a STD MCIO 2\*8X cable combo connector MCIO STD RANT 8X cable Combo RA cable Combo VT cable PWR RA AIC cable Combo connector Combo connector Combo connector Combo connector Combo RRA cable Combo RVT cable 8X RRA Cable PWR RRA cable Combo connector Combo connector Combo connector



## **Design Concept**

**Amphenol** COMMUNICATIONS SOLUTIONS





## Design Concept





## Multi-Trak<sup>™</sup> Introduction

#### **OCP (DC-MHS)**

Data Center - Modular Hardware System suggest Multi-Trak<sup>™</sup> use to Near End side.



**15** The Required connector for Near IO positions shall be SFF-TA-1033.



#### 10.12.1. Location of Near Side M-XIO Connectors

Note, that Near IO Requirements are mechanically focused to enable reuse of chassis and IO subsystems.

- 1) <u>The required connector for Near IO Riser positions shall be SFF-TA-1033.</u>
  - a) This Near IO connector can support either rigid or cabled riser connections.
- 2) An HPM might not use all 6x Near IO positions, but designers are recommended to use maximum number of possible positions. <u>For Near IO implemented positions, the Near IO Connector shall be placed at locations defined in Figure 18.</u>
- 3) Additional and/or Alternate connectors used within the Near IO zone are allowed.
  - Alternate connector types, location and use cases are outside the scope of this specification.
- 4) Adoption of the following allocation priority in is recommended. Following this recommendation may result in increased applicability and interoperability of the HPM.





## Benefit to customer

- ✓ Combine original PCIE and MCIO to be one connector, include POWER and high/low speed signal.
- $\checkmark$  Reverse cable for easy to organize the layout.
- $\checkmark$  Variety of plugs to support different routing requirement.
- ✓ Modularized design for further expansion, card and cable **Reverse RA**8X interactive support. cable exit direction
- ✓ Upgrade to **Gen6** version and apply to **PCI SIG** to be a standard connector.
- ✓ Support different applications for AIC, Combo cable and MCIO STD cable.
- ✓ We are discussing Multi-Trak<sup>™</sup> with Intel, WSP and Server customer.

Amphenol COMMUNICATIONS SOLUTIONS

> STD RA 8X cable exit direction





## Roadmap



### ♦ Tooled up

Туре	Current Rating	Sample schedule
16X+Power(STD) (SFF-TA-1033)	21A	Oct-mid
8X+Power(STD) (SFF-TA-1033)	21A	End of Nov
Power(STD) (SFF-TA-1033)	21A	Oct-end

### Design Ready

Туре	Status
16X+high power	Tool up per
(Customized)	request
High Power	Tool up per
(Customized)	request
RA type	Tool up per
8X+Power(STD)	request





# **ExtremePort<sup>TM</sup> Swift Series**



## ExtremePort<sup>™</sup> Swift Series

Amphenol CS introduces to the market the next generation interconnect solution – ExtremePort<sup>™</sup> Swift, which is 0.60 mm pitch, extreme low-profile factor yet capable of transmitting high-speed signal up to PCIe Gen 5 and target for PCIe Gen6 under extreme mechanical condition.

The ExtremePort<sup>™</sup> Swift provides not only a SI performance ready signal transmission media but also a new way of system design thinking that will lead your electronic system to a completely *cost-effective*, *highly modularized* & *scalable*, and extremely *easy repairing* masterpiece.

**Data Center Applications Supported:** 

**PCI-Express** 

- **NVMe**
- UPI
- Ethernet SAS

#### **Benefits**

on one identical connection

**High Density** 

- Providing enhanced flexibility in system design to meet highly modularized, highly scalable, and easy repairing requirement simultaneously
- · Real economic choice for not only save system material cost but also show high succession of system electrical design that saves both engineering and certification expenses

#### **Features**

- Pitch 0.60 mm with V/T low profile form factors
- Up to NRZ 32G, over 1 m transmission distance
- · Covering most common uses applications in data centers such as PCIe/NVMe/UPI/SAS/Ethernet/...

**32G**<sub>bps</sub>

**64G**<sub>bps</sub>

**112G**<sub>bps</sub>

PAM4(Future development)

PAM4(Tooling)

NRZ (Ready)











## **Product Features**



• <u>Mating height comparison: MCIO(11.95mm) >Swift DE(9.6mm)>Swift(8.38mm)>Swift LP(7.65mm)</u>





## Product Roadmap --- Swift series

#### Amphenol COMMUNICATIONS SOLUTIONS

#### Product Supported RoadMap with PCIe Generations



- Swift is target for <u>near the chip and</u> <u>under heatsink</u> solution with mating height mating height 8.95mm.
- Swift LP is under modifying SI for PCIe
   Gen 6 spec with extra low profile
   function (mating height 7.65 mm).
- Swift DE is our new concept for supporting <u>customer flexible cable</u> <u>layout solutions</u>



## ExtremePort<sup>™</sup> Swift

**Amphenol** COMMUNICATIONS SOLUTIONS

#### Outline Dimension:



#### Mating Dimension:



 Swift Connector only have VT parts, but have various Plug side types to support different situations



 Swift Ground Pin are connected together, but can be chosen as x4 + sideband or x6 w/o sideband (Take 38pin as example)





## ExtremePort<sup>™</sup> Swift DE





Latch hole for Reverse RA Plug



Fool-proof design features for plugs mating



#### **Comment:**

 Receptacle connector and two kinds of plug(RA & Reverse RA) have fool-proof design features, which can avoid two kinds of plug misuse.
 Receptacle metal shell have flange that it can be used for blind mating application.



## ExtremePort<sup>™</sup> Swift LP

**Amphenol** COMMUNICATIONS SOLUTIONS



#### Mating Dimension:



Fool-proof design features for plugs mating



 Swift LP Ground Pin are connected together, but can be chosen as x4 + sideband or x6 w/o sideband (Take 38pin as example)



## Product Roadmap

Product RoadMap		Swift (Under 9mm)			(FI	Swift DE exible cable layo	Swift LP (Under 8mm)			
		Plug		Receptacle	Plug		Receptacle	Plug		Receptacle
Туре	Positions	Straight	Right Angle	Vertical	Right Angle	Reverse Right Angle	Vertical	Straight	Right Angle	Vertical
4x+Sideband or 6x w/o Sideband	38	Tool on request	Tool on request	Tool on request	Tool on request	Tool on request	Tool on request	Design Stage	Target 2022 Q4	Target 2022 Q4
8x+Sideband or 12x w/o Sideband	74	Available	Available	Available	Available	Available	Available	Design Stage	Available	Available
16x+Sideband or 20x w/o Sideband	124	Tool on request	Available	Available	Tool on request	Tool on request	Tool on request	Design Stage	Target 2022 Q4	Target 2022 Q4
20x+Sideband or 24x w/o Sideband	148	Tool on request	Tool on request	Tool on request	Tool on request	Tool on request	Tool on request	Design Stage	Target 2023 Q1	Target 2023 Q1
Wire Gauge Sup	oported	29~34 AWG (Prefer 30~32 AWG, 34AWG is expensive due to lower yield rate and heavier labor)								
Termination P	rocess	Support Lase Welding, Resistance Welding and Hot Bar								
Wiping Len	gth	0.88mm								





- -World No1(30% market share in Internal HS Link)
- 1<sup>st</sup> Gen6 product released in the industry
- -Co-developed with the Association and Chipset leader
- -Technical Leading
- -Good relationship with customers

# Thank you!

For more information, please visit https://www.amphenol-cs.com



