Amphenol	Product Application	Specification For	Product Spec. # SCE018		Date : 2022/04/15			
	1.0mm Pitch Cool I	Edge Connector	Rev. E	ECN # ELX-CD-F2998-1	Page : 1 of 12			
Product Application Specification For 1.0mm Pitch Cool Edge Series Connector (Compatible with PCIe)								
REVISION RECORD A 8 B 12 C 12 Updat D 12 E 12 Cl	<u>DESCRIPTION</u> First Release Update File Title e Add-in Card Layout for G Update PN nange the PN Description	<u>ECN#</u> CD CD2369 en5 CD2675 ELX-CD-F2998-1 ELX-CD-F2998-1	DATE 2021-01- 2021-01- 2021-06- 2022-04 2022-04	<u>Prepar</u> 08 JERR 25 Jun.Fa 04 Jun.Fa 1-14 Mark. 1-15 Mark.	r <u>e By</u> Y an In qiu qiu			
Prepared by :	Date:	Approved by :		Date:				
(Product Engineer)	(Engineering N	lanager)						

Amphenol	Product Spec. # Product Application Specification For SCE018		t Spec. # SCE018	Date : 2022/04/15			
	1.0mm Pitch Cool Edge Connector	Rev. E	ECN # ELX-CD-F2998-1	Page : 2 of 12			
	TABLE OF CONTENT:						
1. OBJECTIVE				3			
3. DRAWING AND APPL	ICABLE DOCUMENTS						
4. PC BOARD REQUIRE	4. PC BOARD REQUIREMENTS						
4.1. MATERIAL AND THICKNESS							
4.3. SURFACE TREATMENT							
4.4. PCB LAYOUT	4.4. PCB LAYOUT						
5.1. GUIDING FEATURE	S IN "X" DIRECTION						
5.2. GUIDING FEATURES IN "Y" DIRECTION							
5.3. WIPE LENGTH							
5.4. TILT AND SKEW							
6. RECOMMENDED REFLOW PROFILE							
7. CONNECTOR PINOUT	 [

Amphenol

Product Application Specification For 1.0mm Pitch Cool Edge Connector

Product	t Spec. # SCE018	Date : 2022/04/15		
Rev.	ECN #	Page :		
E	ELX-CD-F2998-1	3 of 12		

1. OBJECTIVE

This specification provides information and requirements for customer application of the 1.0mmPitch Cool Edge Connector. It is intended to provide general guidance for process development. It should be recognized that no single process will work under all customer applications and the customers should develop processes to meet individual needs. However, if the processes vary from the recommended one, Amphenol cannot guarantee acceptable results.

2. SCOPE

This specification provides information and requirements regarding application of 1.0mm Pitch Cool Edge Connector to printed circuit boards (PCB). The connectors are designed for mother/daughter board applications and compatible with standard PCIe interface.



Figure 1: 1.0mm Pitch Cool edge connector

3. DRAWING AND APPLICABLE DOCUMENTS

- Amphenol Product Specification SCE009
- Application Amphenol Customer Drawings

Amphenol product drawings and specifications are available by accessing the Amphenol website or contacting the Amphenol Technical Service. In the event of a conflict between this specification and the product drawing, the drawing takes precedence. Customers should refer to the latest revision level of Amphenol product drawings for appropriate product details.

Amphenol	Product Application Specification For	Product Spec. # SCE018		Date : 2022/04/15
	1.0mm Pitch Cool Edge Connector	Rev. E	ECN # ELX-CD-F2998-1	Page : 4 of 12

4. PC BOARD REQUIREMENTS

4.1 MATERIAL AND THICKNESS

The pc board material shall be glass epoxy (FR4 or G-10) or more advanced material. The recommended minimum pc board (mother board) thickness shall be 1.57mm.

4.2 PC BOARD HIGH TEMPERATURE PAD CO-PLANARITY

Maximum allowable bow (co-planarity) shall be 0.03mm across the length of the pad area In the case of 0.13mm thick solder paste.

0.03	
	Dimension Across Pads
1	
1	

Maximum allowable bow (co-planarity) shall be 0.05mm across the length of the pad area In the case of 0.15mm thick solder paste

Г	0.05	Dimension Across Pads	
↓ †		-	
I.			

4.3 SURFACE TREATMENT

The recommended surface treatment for soldering pads is immersion plating Tin, as the solder tails always are Tin plated.

The recommended surface treatment for add-in card is gold plating, as the connector contact area always is gold plated.

4.4 LAYOUT

The holes for the connector assembly must be precisely located to ensure proper placement and optimum performance of the connector assembly. Recommended general holes, pads, dimensions, and tolerances are provided in Figure 2 to 9. It's a general layout; please refer to appropriate sales drawing for recommended PCB layout for each part.











Notes:

This is a generic calculation based on Amphenol Connector dimension and may be impacted by the PCB manufactures capabilities.

5.2 GUIDING FEATURES IN "Y" DIRECTION

Nominal misalignment correction in "Y" direction:+/-1.30mm



Notes:

This is a generic calculation based on Amphenol Connector dimension and may be impacted by the PCB manufactures capabilities.





Amphenol		Product Application Specification For		Produc	Product Spec. # Date : SCE018 2022/04/1				
		1.0mm Pitch Cool Edge Connector		Rev. E	ECN # ELX-CD-F2998-1	Page : 12 of 12			
7. CONNECTOR PINOUT									
7.1 TRAMISSION SPEED PCIe GEN4/16Gbps: Open pin field design, that's mean do not have to connect all GND pin PCIe GEN5/32Gbps: Conform to PCIe CEM apositiontian, and all CND ping are connected by									
7.2 PCIe For sta from P	7.2 PCIe CEM INDUSTRIAL SPECIFICATION For standard PCI Express application, the interface signal assignment as below (the definition is from PCIe CEM industrial standard)								
Pin		Side B		Side A					
#	Name	Description	Name	Description					
1 2	+12V +12V	+12 V power +12 V power	PRSNT1# +12V	+12 V power					
3 4	+12V GND	+12 V power Ground	+12V GND	+12 V power Ground					
5	SMBCLK	SMBus (System Management Bus) clock	JTAG2	TCK (Test Clock), clock input for JTAG Interface					
6	SMBDAT	SMBus (System Management Bus) Data	JTAG3	TDI (Test Data Input)					
7 8 9	GND +3.3V JTAG1	Ground +3.3 V power TRST# (Test Reset) resets the ITAG interface	JTAG4 JTAG5 +3.3V	TDO (Test Data Output) TMS (Test Mode Select) +3.3 ∨ power					
10	+3.3Vaux WAKF#	+3.3 V auxiliary power Signal for Link reactivation	+3.3V	+3.3 V power Fundamental reset					
Mecha	nical Key	Cleak Bequest Clean		Oround					
12	GND	Ground	REFCLK+	Reference clock (differential pair)					
14	PETp0 PETn0	Transmitter differential pair, Lane 0	GND	Ground					
16	GND PRSNT2#	Ground Hot Plug presence detect	PERp0 PERn0	Receiver differential pair, Lane 0					
18 End of	GND	Ground	GND	Ground					
19	PETp1	Transmitter differential pair, Lane 1	MFG	Manufacturer Test Mode					
20	GND	Ground	PERp1	Receiver differential pair, Lane 1					
22 23	GND PETp2	Ground Transmitter differential pair, Lane 2	GND	Ground					
24	PETn2		GND	Ground					
25 26	GND GND	Ground Ground	PERp2 PERn2	Receiver differential pair. Lane 2					
27 28	PETp3 PETn3	Transmitter differential pair, Lane 3	GND GND	Ground					
29 0	GND PWRBRK#	Ground Emergency Power Reduction	PERp3 PERn3	Receiver differential pair, Lane 3					
31	PRSNT2#	Hot Plug presence detect	GND	Ground					
End of	the x4 conne	ctor	Rovo	Reserved					
33	PETp4 PETn4	i ransmitter differential pair, Lane 4	GND	Ground					
35 36	GND GND	Ground	PERp4 PERn4	Receiver differential pair, Lane 4					
37 38	PETp5 PETn5	Transmitter differential pair, Lane 5	GND GND	Ground					
39 40	GND GND	Ground	PERp5 PERp5	Receiver differential pair, Lane 5					
41	PETp6	Transmitter differential pair, Lane 6	GND	Ground					
42	GND	Ground	PERp6	Receiver differential pair, Lane 6					
44 45 1	PETp7	Transmitter differential pair, Lane 7	GND	Ground					
46 47 0	GND	Ground	GND PERp7	Ground Receiver differential pair, Lane 7					
48 49	PRSNT2# GND	Hot Plug presence detect Ground	PERn7 GND	Ground					
End of t	he x8 Connec PETp8	tor Transmitter differential pair. Lane 8	RSVD	Reserved					
51	PETn8 GND	Ground	GND PERp8	Ground Receiver differential pair. Lane 8					
53	GND PETro9	Ground Transmitter differential pair Lans 9	PERn8	Ground					
55	PETn9	Ground	GND	Ground Receiver differential pair 1 and 0					
56 57	GND GND	Ground	PERn9	Crevent					
58 59	PETn10	rransmitter differential pair, Lane 10	GND	Ground					
60 61	GND GND	Ground	PERp10 PERn10	Receiver differential pair, Lane 10					
62 63	PETp11 PETn11	Transmitter differential pair, Lane 11	GND	Ground					
64 65	GND GND	Ground Ground	PERp11 PERn11	Receiver differential pair. Lane 11					
66	PETp12 PETn12	Transmitter differential pair, Lane 12	GND GND	Ground					
68	GND GND	Ground Ground	PERp12 PERp12	Receiver differential pair, Lane 12					
70	PETp13	Transmitter differential pair, Lane 13	GND	Ground					
71 72 0	GND	Ground	PERp13	Receiver differential pair, Lane 13					
73 74	GND PETp14	Ground Transmitter differential pair, Lane 14	PERn13 GND	Ground					
75 76 9	PETn14 GND	Ground	GND PERp14	Ground Receiver differential pair, Lane 14					
77	GND	Ground	PERn14	Ground					
70 1	PETn15	Cranad	GND	Ground					
80 0 81 F	PRSNT2#	Hot Plug presence detect	PERp15 PERn15	Receiver differential pair, Lane 15					
82 F End of	RSVD the x16 Conn	Reserved ector	GND	Ground					